Vasjanov A, Barzdėnas V. Design of a 65 nm CMOS comparator with hysteresis. MLA [Internet]. 2014Apr.24 [cited 2024Nov.23];6(2):202-5. Available from: https://tede.vgtu.lt/index.php/MLA/article/view/3538